The programming pevbrmance, cycling endurance and scaling of CHISEL NOR flash EEPROM is studied for two different (halo and no-halo) channel engineering schemes. Programming speed imdrr idenlical bias, bias requirements under similar progrumming time, cycling endurance and drain disturb are compared The scaling properties of programming time (at a fixed bias), bias (at a fixed programming time) and program/disturb margin are studied as cell floating gate length is scaled. The relative merits of lhese channel engineering schemes are discussed fiom the viewpoinl of firtiiristic CHISEL cell design.
density NOR flash EEPROMs [I-111. It offers excellent reliability in terms of drain disturbs, cycling endurance and data retention [IO] . The high efficiency of CHISEL programming can be maintained as the floating gate length (LFG) is scaled by controlling short channel effects (SCE) [7, 9] . However, it requires higher doping around the drain that may affect cell reliability, which till date i s not yet studied.
In this paper, we demonstrate the impact of channel engineering on the performance, reliability and scaling of CHISEL flash EEPROMs. Halo cells always show faster programming time (Tp) for any combination of control gate (V& and drain (Vu) bias, while identical TP can be achieved by using lower Vca and/or VD compared to nohalo cells. Both cells show similar cycling endurance up to IOOK programlerase (PIE) cycles when compared under equivalent TP (achieved by varying Vu). Halo cells also show better scaling of Tp (fixed VcG, V,) and Vu (fixed V C~, Tp) when LFG is scaled. However, halo cells show higher drain disturb for a given T, and reduced programidisturb margin when LFC is scaled. The trade-off between increase in programming efficiency and decrease in progranddisturb margin is investigated in detail.
Device and Measurement Details
The devices used in this work were fabricated using a state of the art 0.18pm technology. Measurements were performed on isolated flash cells having LFu of 0. I7pm through 0.34pm, width (W) of O.3pm, tunnel oxide (Tax) and ONO IPD thickness of 12nm and 20nm respectively. The floating gate to control gate coupling is about 0.6 and the cell area is about 0.45pm'. Two types of cell doping schemes were used in this study as explained in Figure I . Figure 2 shows the threshold and junction breakdown voltages of the cells as a function of floating gate length.
The impact of programming biases was studied on cells having LFG of 0.26pm. The impact of cell scaling were studied at programming Vc&'D=8/3.7V. The substrate bias was fixed at VB=-2Vduring programming. Uniform channel eraSe was always performed at VC,-20V. Drain disturb is an important concern for CHISEL operation. This is due to higher voltage drop across the drain junction (VD+lVsI) that increases transverse electric field (ETRAN) and hence hand-to-hand tunnelling (BTBT) induced generation of hot carriers [10, 1 I] . Hot electron and hot hole injection into the FG respectively causes charge gain (erased cell) and charge loss (programmed cell) disturb. Note that, halo implant required to improve CHISEL programming efficiency also results in higher ErRnN and therefore higher drain disturb. With P E cycling V I
Results and
, for type A cell almost remains constant while it actually increases for type B cell. VTE for both cells increase with cycling, the increase is higher for type B compared to type A cells. Note that the apparent increase in VTp for type B cell is perhaps due to the corresponding increase in VTE as shown. The overall degradation in VT window is comparable for both the cells. 
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Conclusion
To summarize, the impact o f channel engineering on the performance, reliability and scaling of CHISEL NOR flash EEPROMs is studied over a wide range of programming biases and floating gate length.
Halo doped cells offer faster programming time (Tp) at identical bias (VcG, V,) and require lower VcG and/or V, for similar Tv when compared against no-halo cells.
Halo cells show better programming efficiency scaling at lower LFG. Moreover, under equivalent Tv the reliability of halo cells has been found to be comparable with the no-halo counterpart. However, drain disturb is more for halo flash cells due to higher doping near drain junction. The program/disturb margin is always smaller for halo cells compared to no-halo counterpart and the difference increases at lower LFG. This is a major concem and CHISEL cell design using halo doping is questionable. On the other hand, no halo cells with higher channel doping and shallower S/D junction appears to be a better choice -it shows acceptable programming performance and scaling while keeping programidisturb margin within tolerable limits.
